



INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification ⁶ : H01L 23/538, 21/98	A1	(11) International Publication Number: WO 98/02921 (43) International Publication Date: 22 January 1998 (22.01.98)
(21) International Application Number: PCT/US97/12044 (22) International Filing Date: 11 July 1997 (11.07.97) (30) Priority Data: 08/680,210 11 July 1996 (11.07.96) US (60) Parent Application or Grant (63) Related by Continuation US 08/680,210 (CIP) Filed on 11 July 1996 (11.07.96) (71) Applicant (for all designated States except US): KOPIN CORPORATION [US/US]; 695 Myles Standish Boulevard, Taunton, MA 02780 (US). (72) Inventors; and (75) Inventors/Applicants (for US only): VU, Duy-Phach [US/US]; 1559 Bay Street, Taunton, MA 02780 (US). DINGLE, Brenda [US/US]; 142 Lawndale Road, Mansfield, MA 02048 (US). CHEONG, Ngwe, K. [US/US]; 31 Sharon Road, Quincy, MA 02171 (US). JACOBSEN, Jeffrey [US/US]; 501 Travis Trail, Hollister, CA 95023 (US). FAN, John, C., C. [US/US]; 881 West Roxbury Parkway, Chestnut Hill, MA 02167 (US).		(74) Agents: HOOVER, Thomas, O. et al.; Hamilton, Brook, Smith & Reynolds, P.C., Two Militia Drive, Lexington, MA 02173 (US). (81) Designated States: CA, JP, US, European patent (AT, BE, CH, DE, DK, ES, FI, FR, GB, GR, IE, IT, I.U, MC, NL, PT, SE). Published <i>With international search report.</i>
(54) Title: TRANSFERRED FLEXIBLE INTEGRATED CIRCUIT (57) Abstract <p>Integrated circuits for use in electronic devices requiring high density packaging are fabricated to provide highly flexible and ultra-thin devices having a variety of applications. The flexible circuits have dimensions up to several centimeters in surface area and thicknesses of a few microns. These circuits are fabricated using transfer techniques which include the removal of VLSI circuits from silicon wafers and mounting of the circuits on application-specific substrates.</p> <div style="display: flex; justify-content: space-around; align-items: flex-start;"> <div style="width: 45%;"> <p>Figure A shows a cross-sectional view of a substrate with three distinct layers. The bottom layer is labeled 100, the middle layer is 102, and the top layer is 108. The layers are shown as horizontal bands with different hatching patterns.</p> </div> <div style="width: 45%;"> <p>Figure B shows a cross-sectional view of a substrate with layers 100, 102, 103, and 104. There are also two layers labeled 109. Dimensions are indicated: 10, 20, 30, and 10. The layers are shown as horizontal bands with different hatching patterns.</p> </div> </div> <div style="display: flex; justify-content: space-around; align-items: flex-start;"> <div style="width: 45%;"> <p>Figure C shows a cross-sectional view of a substrate with layers 100, 104, 105, 106, and 107. There is also a layer labeled 111. Dimensions A and B are indicated. The layers are shown as horizontal bands with different hatching patterns.</p> </div> <div style="width: 45%;"> <p>Figure D shows a cross-sectional view of a substrate with layers 102, 104, 105, and 106. There is also a layer labeled 120. The layers are shown as horizontal bands with different hatching patterns.</p> </div> </div>		

FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AL	Albania	ES	Spain	LS	Lesotho	SI	Slovenia
AM	Armenia	FI	Finland	LT	Lithuania	SK	Slovakia
AT	Austria	FR	France	LU	Luxembourg	SN	Senegal
AU	Australia	GA	Gabon	LV	Latvia	SZ	Swaziland
AZ	Azerbaijan	GB	United Kingdom	MC	Monaco	TD	Chad
BA	Bosnia and Herzegovina	GE	Georgia	MD	Republic of Moldova	TG	Togo
BB	Barbados	GH	Ghana	MG	Madagascar	TJ	Tajikistan
BE	Belgium	GN	Guinea	MK	The former Yugoslav Republic of Macedonia	TM	Turkmenistan
BF	Burkina Faso	GR	Greece	ML	Mali	TR	Turkey
BG	Bulgaria	HU	Hungary	MN	Mongolia	TT	Trinidad and Tobago
BJ	Benin	IE	Ireland	MR	Mauritania	UA	Ukraine
BR	Brazil	IL	Israel	MW	Malawi	UG	Uganda
BY	Belarus	IS	Iceland	MX	Mexico	US	United States of America
CA	Canada	IT	Italy	NE	Niger	UZ	Uzbekistan
CF	Central African Republic	JP	Japan	NL	Netherlands	VN	Viet Nam
CG	Congo	KE	Kenya	NO	Norway	YU	Yugoslavia
CH	Switzerland	KG	Kyrgyzstan	NZ	New Zealand	ZW	Zimbabwe
CI	Côte d'Ivoire	KP	Democratic People's Republic of Korea	PL	Poland		
CM	Cameroon	KR	Republic of Korea	PT	Portugal		
CN	China	KZ	Kazakhstan	RO	Romania		
CU	Cuba	LC	Saint Lucia	RU	Russian Federation		
CZ	Czech Republic	LJ	Liechtenstein	SD	Sudan		
DE	Germany	LK	Sri Lanka	SE	Sweden		
DK	Denmark	LR	Liberia	SG	Singapore		
EE	Estonia						

-1-

TRANSFERRED FLEXIBLE INTEGRATED CIRCUITRelated Applications

This is a continuation-in-part application of U.S. Serial No. 08/680,210 filed on July 11, 1996, the entire contents of which is incorporated herein by reference.

BACKGROUND OF THE INVENTION

Integrated circuit technology now requires, more than ever, high density packaging in a flexible form to accommodate portability. Spatial and weight constraints associated with consumer electronics, such as notebook computers, pagers and cellular phones, require fewer interconnections between devices in exchange for greater integration.

Most integrated circuits are formed on semiconductor wafers and mounted using chip carriers or packages onto printed circuit boards. Another area of interest has been on techniques to improve device density by forming what are commonly known as multi-chip modules (MCMs). In a multi-chip module, one high density device makes connection to another upon a common substrate.

A further area of interest has been on techniques to lay passive components as well as, integrated circuits on flexible material resulting in so called "flexible circuits". Also, the combined technique of fabricating MCMs placed on flexible material has been the subject of research activity. These devices to date, however, merely include discrete non-flexible circuits on a flexible support material or simply wires on or within a flexible material referred to generally as "flex cable". Circuit elements that can undergo flexible movement have been limited to metal interconnect devices.

-2-

Presently, there is a continuing need to improve the fabrication process for circuits to accommodate more complex electronic systems which require active circuit elements in a significantly reduced size.

5 SUMMARY OF THE INVENTION

The present invention relates to methods of fabricating highly flexible integrated circuits by way of thin film circuit transfer technology. In particular, the present methods yield thin-film integrated circuit devices
10 having dimensions in the micron or submicron range which are transferred onto a flexible support material. The ultra-thin circuits fabricated in accordance with the methods of the present invention can tolerate bending movements and the tensile and compressive stresses
15 resulting from such movements while maintaining circuit integrity. This process provides for the fabrication of complex conformal active integrated circuit components having many device applications including displays, detectors, interconnects, multichip modules,
20 communications, PCMCIA cards, and smart card devices, and can include processors and memory devices.

Integrated circuits are traditionally fabricated using semiconductor materials such as single crystal silicon and various III-V materials such as gallium arsenide. Single
25 crystal silicon is a hard, brittle material however, and the integrated circuit chips fabricated using this material are mounted on chip carriers and circuit boards having a high rigidity to prevent mechanical stresses or other forces from being exerted on each chip and thereby maximize
30 yield and lifetime. Single crystal silicon has a tensile yield strength of 6.9×10^{10} dyne/cm² and a Young's Modulus of 1.9×10^{12} dyne/cm². Silicon typically yields by fracturing at room temperature while metals usually yield by inelastic deformation. Thus the crystalline materials

-3-

used for integrated circuits are not generally known as being well suited for flexible circuit applications.

The present invention addresses this problem by providing for the fabrication of continuous and/or spaced regions of semiconductor material that are interconnected to form a single integrated circuit on a flexible substrate. The spaced regions of semiconductor material are dimensioned and separated on a flexible substrate and are interconnected with materials such that the circuit can undergo substantial bending movements along one or more axes. The amount of the spacing between semiconductor components, the flexibility of the supporting substrate and the flexibility of the interconnecting materials between the semiconductor components determines the range of motion which the circuit can undergo without loss of circuit function. Additionally, thin films of continuous semiconductor material that are less than 100 microns thick and preferably under 10 microns thick are sufficiently flexible that circuit elements smaller than 100 microns in the plane of the circuit that are fabricated with the thin film can undergo bending motions of up to a 1 inch (2.54 cm) radius of curvature and retain circuit performance. The circuits of the present invention have a minimum radius of curvature of at least 10 inches (25.4 cm) and preferably of at least 5 inches (12.7 cm) to provide the desired flexibility for many applications.

In a preferred embodiment, a single transfer process is employed in which thin flexible integrated circuit elements are fabricated within a single crystal silicon layer formed over an insulated silicon substrate (SOI). The circuit is overlaid with an encapsulating layer before being transferred onto a second substrate such as glass. The second substrate is provided with a layer of adhesive on the contact surface and a separation layer or etch stop, such as a copper film between the substrate and adhesive

- 4 -

layer. The integrated circuit is then transferred onto the second substrate such that the encapsulating layer bonds with the adhesive layer. The silicon substrate is then removed to expose a silicon oxide layer that can be used as an insulating layer on a silicon wafer. Portions of the silicon oxide layer are then removed to expose the contacts of the integrated circuits or to further process the integrated circuit. Similarly, the second substrate is released at the separation layer to yield a circuit structure having thickness in the range of 0.1 to 100 microns or more, depending upon the specific application. For most applications, a transferred circuit structure of less than 20 microns is preferred. For many CMOS circuit applications silicon films preferably have a thickness in the range of 0.3-1.5 microns. In the final structure, the separation layer, such as copper, can remain within the structure to provide support, electrical shielding, thermal control and/or grounding, or alternatively, can be removed. Upon removal of the second substrate the circuit is supported with the adhesive layer which bends readily. The device is then completed, sealed and any necessary external connectors or bonding pads are completed or exposed, respectively.

The adhesive can be commercially available epoxies such as Tracon or EP-112, or a thermally conductive epoxy such as EP-30AN having aluminum nitride particles suspended therein. The adhesive layers employed herein can have varying thickness up to 75 microns or more.

In another preferred embodiment, a double transfer process is employed in which the circuits are transferred to an intermediate substrate before being transferred to a third substrate. In the preferred embodiment, flexible integrated circuit devices are fabricated and then covered with an encapsulating layer. The structure containing the integrated circuits is then transferred onto a second

-5-

substrate so that the encapsulating layer bonds with a layer of adhesive. A thin layer of amorphous silicon serving as a release layer and/or etch stop, or other separation layer is positioned between the second substrate and the adhesive layer. The silicon substrate is removed to expose the flat surface of a silicon dioxide layer. The second substrate provides an intermediate support prior to transferring the circuit to a releasable third substrate or a flexible application-specific substrate.

10 The application-specific substrate can be a highly flexible material such as a plastic or Teflon material. The final substrate is prepared to receive the circuit by providing a second layer of adhesive without a separation layer. The circuit is then transferred from the second
15 substrate onto the final substrate such that the flat surface of the silicon dioxide layer bonds with the second adhesive layer. Optionally, the silicon dioxide layer can be further processed to fabricate and/or interconnect devices with the single crystal silicon layer before
20 transfer to the second substrate. The resulting structure is submerged in an acidic solution, such as hydro-fluoric (HF) acid, to remove the second substrate such as glass. Such solution provides means for removing the glass and other substrates while rendering the final substrate and
25 separation layers, such as Teflon, copper or amorphous silicon, intact.

 Alternatively, in either single or double transfer process, the separation layer itself can have reduced adherence to the substrate which is bonded directly to the
30 adhesive layer along an exposed peripheral region or annular ring around the separation layer. Dicing of the structure serves to release circuits which are then only loosely adhered to the substrate with the separation layer. In fact, the intrinsic stress that develops in the
35 structure during fabrication can cause the structure to

-6-

bend or delaminate after dicing and can simply be lifted from the substrate.

A copper layer can be used to provide a separation layer between one substrate and the adhesive. Preferably, the separation layer is between 100Å and 1000Å in thickness. The thickness of the adhesive layer is preferably less than 75 microns. The overall thickness of a single layer flexible circuit of the present invention is preferably less than 100 microns. Depending on the application, however, the overall thickness can range from 10 to 100 microns.

Another preferred embodiment can utilize the stacking of two or more layers of flexible structures. Each flexible layer can have single or double sided circuit processing and/or can be used to circuit interconnect different layers within the three dimensional circuit structure. The different circuit layers can have differing levels of rigidity such that upon final device fabrication, the resulting laminated circuit structure has a desired level of flexibility. Both single and multilayer circuit devices can be configured to have more flexibility along one axis of the device than one or more other axes of the device. This can be due to the greater flexibility of the circuit elements themselves along a particular axis, or due to the specific application which can require greater flexibility along a particular axis. The size and orientation of the spaces between semiconductive regions of the integrated circuit can be designed to accommodate the difference in flexibility requirements along different axes. These layers can be used to increase or maximize fold endurance of the circuit along one or more selected axes.

The circuits fabricated in accordance with the invention can include elements operating a low power for many battery operated applications. Such low power systems

-7-

are described in greater detail in U.S. Serial No. _____
filed on June 27, 1997 by Jacobsen et. al., which is a
continuing application from U.S. Serial No. 08/853,630
filed on May 9, 1997, the entire contents of the above
5 applications being incorporated herein by reference.

The above and other features of the invention
including various novel details of construction and
combinations of parts will now be more particularly
described with reference to the accompanying drawings and
10 pointed out in the claims. It will be understood that the
particular embodiments of the invention described herein
are shown by way of illustration only and not as a
limitation of the invention. The principles and features
of this invention may be employed in varied and numerous
15 embodiments without departing from the scope of the
invention.

BRIEF DESCRIPTION OF THE DRAWINGS:

Figures 1A to 1D illustrate the preferred single
transferred process for fabricating the flexible integrated
20 circuit of the present invention.

Figure 2 illustrates the resulting structure of the
flexible circuit fabricated in accordance with to the
single transfer process of the present invention.

Figures 3A to 3C illustrate the preferred double
25 transferred process for fabricating the flexible integrated
circuit of the present invention.

Figure 4 illustrates the resulting structure of the
flexible circuit fabricated in accordance with the double
transfer process of the present invention.

30 Figures 5A-5E illustrate a preferred single transfer
process for fabricating flexible integrated circuits on a
plastic substrate in accordance with the methods of the
present invention.

-8-

Figures 6A-6E illustrate the preferred double transfer process in various form for fabricating flexible integrated circuits on a plastic substrate in accordance with the methods of the present invention.

5 Figure 7 illustrates a chain of inverters fabricated in accordance with the method of the present invention.

Figure 8 is a graphical illustration of the time delay associated with the inverter chain as described in Figure 5.

10 Figure 9 illustrates an exposed view of a device implementing various forms of flexible circuits fabricated in accordance with the methods of the present invention.

Figures 10A-10B illustrate a smart card having flexible communication circuits thereon, which are
15 fabricated in accordance with the present invention.

Figure 11 illustrates flexible circuit fabricated in accordance with the present invention.

Figure 12 illustrates a stacked flexible circuit structure having at least three active and/or passive
20 circuit element layers.

Figure 13 is a schematic view of a flexible active matrix circuit with integrated column and row driver circuits.

Figure 14 is a cross-sectional view of a flexible
25 liquid crystal display utilizing the circuit of Figure 13.

Figures 15A-15E illustrate a process sequence for fabricating an interconnected multilayer circuit structure.

Figure 15F illustrates another embodiment of an interconnected multilayer circuit.

30 Figures 15G-15H illustrate another preferred transfer process in accordance with the invention.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

A preferred method is illustrated in Figures 1A to 1D which include fabrication stages of a flexible circuit in

- 9 -

accordance with the single transfer process. Figure 1A shows a silicon-on-insulator (SOI) structure in which a thin layer of single crystal silicon 108 on a silicon dioxide layer 102 is positioned on a silicon substrate 100.

5 In a preferred embodiment, the silicon dioxide layer has a thickness in the range of 0.05 - 5 microns, preferably between 0.1 and 1 microns. The advantages of an SOI material in the fabrication of high performance integrated circuits are described in U.S. Patent Nos. 5,377,031,

10 5,258,325 and 5,376,561, all of which are incorporated herein by reference.

Preferably, the transfer employs an isolated silicon epitaxy wafer. This type of is prepared first by growing a thick high quality thermal oxide on a standard Czochralski

15 wafer. A layer of high purity poly-Si is deposited on top of the oxide, followed by a deposition of an oxide capping layer. The poly-Si is then converted to a single crystal silicon using zone melt recrystallization. The result is a thin high quality Si layer residing upon an insulating SiO₂,

20 layer. Other methods for fabricating SOI material can include SIMOX or bonded wafer techniques.

Figure 1B illustrates the step of fabricating integrated circuit device elements 103 with the silicon layer 108 or other semiconductor material such as GaAs.

25 These devices can include active elements, such as metal-oxide-semiconductor field-effect transistors (MOSFET), CMOS circuits light-emitting diodes (LED), photovoltaic cells, other active devices, and devices made therefrom in combination with passive elements. Systems and methods for

30 fabricating devices in GaAs particularly LEDs, can be found in U.S. Patent No. 5,300,788 the entire contents of which is incorporated herein by reference. The device elements 103 are connected with metalized lines 109, for example, and are then protectively covered with an encapsulating

35 layer 104. Preferably the encapsulating layer is either

-10-

silicon dioxide or silicon nitride, and is in the range of 0.5 - 2 microns in thickness. In the preferred embodiment, the combined thickness of the silicon dioxide layer, the devices, and the encapsulating layer is preferred to be less than 10 microns.

The individual device elements 103 within the integrated circuit have a cross-sectional dimension 10 along a given axis. These elements 103 can have identical or different geometries and sizes depending on the application. The individual components 103 within the circuit can be separated by the same or differing distances 20,30 along any given axis. The individual crystalline elements 103 can be less than 100 microns in size in any direction. The spaces 20,30 between the circuit components 103 can provide more flexible areas of the circuit. For the purposes of the present application, the cross-sectional area of each device element 103 is the surface area covered by that element on the underlying support surface. Generally, the device elements 103 will have surface areas ranging from a few square microns to several thousand square microns (e.g. between $1\mu\text{m}^2$ and $10000\mu\text{m}^2$). The larger the thickness of any given component, the less flexible the resulting circuit.

Figure 1C illustrates a secondary substrate 107, such as glass, a separation layer 106, and a layer of adhesive 105. The separation layer can be a metallic film or foil such as copper. In a preferred embodiment, the separation layer 106 can alternatively serve as an etch stop to allow subsequent etching of the glass substrate 107 while protecting the adhesive layer 105. Preferably, the adhesive layer 105 is less than 15 microns thick, and the separation layer 106, is less than 3000 Angstroms thick. The adhesive layer 105 can be as thick as 3 mils depending upon the particular applications, however. As shown in Figure 1C, the substrate 100, supporting the active circuit

-11-

elements 103, is secured to the secondary substrate 107 with the adhesive layer 105 and the intervening separation layer 106. In this single transfer process, the thin-film silicon circuits can be directly transferred onto an application substrate 107, which can be plastic or some other deformable material without the separation layer 106.

In a preferred embodiment, around the periphery of separation layer 106, an edge 111 of substrate 107 directly adheres with adhesive layer 105. In this embodiment, the substrate 107 is released from the separation layer when the entire structure is diced. The width of the peripheral connecting area can vary depending upon the size of the wafer and the area of the wafer being utilized. In general the connecting area can have a width between 1.0 and 10mm, however, a width in the range of 5-8mm is preferred for a six inch wafer. For larger wafers or certain device configurations the connecting area can include a circle in the center of the wafer or other symmetric pattern, or can be patterned around and between individual devices on each wafer.

In Figure 1D, it can be seen that the devices 103, which are transferred onto the secondary substrate 107, are bonded to the separation layer 106 with the adhesive layer 105. The primary substrate 100 is removed by a lift-off or etch procedure described in the above referenced patents to expose the silicon dioxide layer 102. In a preferred embodiment, the secondary substrate 107 is removed at the separation layer 106 simply by peeling off layer 106 from substrate 107.

The various substrate removal procedures can include the chemical and/or mechanical lift-off processes. In this particular example, the structure in Figure 1C has been diced along lines A-A and B-B. Without the adhesive 105 to secure the circuit to substrate 107 along area 111, the

-12-

separation layer 106 easily releases from substrate 107 to form the flexible integrated circuit 120 of Figure 1D.

In Figure 2, illustrates an optional intervening step prior to dicing and removal of substrate 107 in which portions 140 of the silicon oxide layer 102 have been etched to expose a second side 130 of the active circuit devices 103 for additional processing and/or for external connections. The processing on the second side can include formation of light shields for transmissive or reflective active matrix displays or interconnects for a variety of circuit applications. The reflective or transmission display can use ambient light. The second side is subsequently sealed and the device can be mounted for a particular application. The dielectric material used to seal the structure can be applied with a suitable strength and thickness to provide stress relief or level of rigidity for the flexible structure as well as provide a heat sink or ground. The active circuit layer can be positioned at the center of the flexing structure to reduce the stress experienced by the circuit layer and associated interconnects over an acceptable folding range up to the limiting minimum radius of curvature of the device. The minimum radius of curvature of the device will depend upon circuit type and complexity.

Figures 3A to 3C illustrate another embodiment of the present invention for fabricating a thin-film flexible integrated circuit. In particular, these figures describe a double transfer process in which the thin-film circuits are transferred to an intermediate or transfer substrate before being transferred to an application-specific substrate. In Figure 3A, the integrated circuit devices 303 are formed on a substrate 300 as described by the steps in Figures 1A through 1C. As before, this initial structure includes the silicon substrate 300, the silicon dioxide layer 302 formed thereon, the circuit components

-13-

303, and the encapsulating layer 304. In FIG 3A, it is shown that the circuit is transferred onto an intermediate substrate 307. Typically, the intermediate substrate 307 is glass. Again, the circuit is bonded with an adhesive
5 layer 305 to separation layer 306, which in this embodiment is amorphous silicon, that is attached to the intermediate substrate 307.

In Figure 3B, substrate 300 is removed by a lift-off procedure as discussed above, and the remaining structure
10 is in condition to undergo any backside processing and a second transfer, possibly to an application-specific substrate. Figure 3C shows a flexible substrate 310, such as Teflon or plastic, which can be used to carry a flexible circuit in the desired end-product. An adhesive 308 layer
15 is used to bond the final substrate 310 to the laminated structure. The combined structure is then etched to release any temporary or unwanted substrate layers. In this embodiment, the intermediate substrate 307 can be removed by an etching process. An HF solution etches
20 materials such as glass, not affecting other materials, such as copper, amorphous silicon, or Teflon. Figure 4 shows that the adhesive 305 and separation layer 306 can also optionally be removed to expose areas 320 of the circuit components 303 for further processing including
25 external connections.

Figures 5A to 5D describe another preferred embodiment in which a single transfer process is used to form a flexible circuit on plastic. As with the other embodiments, this process begins by forming a thin layer of
30 single crystal silicon over a layer of silicon dioxide 502 on a silicon substrate 501, as shown in Figure 5A. Integrated circuits 503 comprising active and passive elements are fabricated with the silicon layer and an encapsulating layer 504 is applied over the circuit
35 elements 503 to protect the same. Figure 5B shows that a

-14-

thin layer of plastic 505 is prepared with a layer of adhesive 506 to bond to the circuits 503. Note that the circuit panel in Figure 5A can be diced into discrete components and pick and place method can then be used for transfer onto the flexible substrate 505. The thickness of the plastic layer 505 can range as thin as a plastic film of a few microns or as thick as a credit card with a thickness in the range of 0.1 mm to 2 mm. The plastic substrate 505 shown in Figure 5B can range in flexibility from a highly flexible state to a semi-rigid state. The circuit 503 on the silicon substrate is transferred onto the plastic substrate 505 such that the encapsulating layer 504 bonds with the adhesive layer 506. In Figure 5D, the silicon substrate 501 has been released through a lift-off procedure, as described previously, and portions of the silicon dioxide layer 502 have been removed to expose the active circuit elements 503.

Alternatively, the integrated circuits formed on the silicon dioxide layer 502 can be transferred directly onto a plastic layer 505 without using any adhesive. This embodiment is shown in Figure 5E where the plastic substrate 505 is attached to the encapsulating layer 504. The adherence of the plastic layer 505 is accomplished by applying heat to the structure at about 150° Celsius to partially melt the plastic so that it will bond to the surface of encapsulating layer.

Figures 6A through 6E describe another preferred embodiment in which integrated circuits 603 are fabricated and transferred onto a plastic substrate in accordance with the double transfer method as described above. In Figure 6A, as in other embodiments, this process begins with a silicon substrate 601 and a thin layer of silicon extending over a SiO₂ layer 602 formed thereon followed by device 603 fabrication and encapsulation 604. Figure 6B illustrates a transfer substrate 605 and that a separation layer 606 is

-15-

covered by the adhesive layer 607. Figure 6D shows the elements of Figures 6A and 6B bonded together. Figure 6D shows a thin layer of plastic substrate 609 which is bonded with the adhesive layer 608 to the SiO₂ layer 602 after
5 removal of substrate 601. Figure 6E illustrates the flexible circuit in an application ready form, where the intermediate substrate 605 has been etched, and where the separation layer 606, such as amorphous silicon, and the epoxy layer 607, have been released as needed.

10 Performance of a flexible circuit formed by the process of the present invention can be quantified by examining the time delay characteristics of an inverter chain 400 as shown in Figure 7. Figure 7 illustrates a chain of 1000 inverters subject to an input voltage (V_{in})
15 401 of either a high or low signal. The circuit in Figure 7 was fabricated with an SOI wafer as described herein and transferred onto a copper foil. The foil and the circuit mounted thereon rolled up such that the structure had a radius of curvature of less than 1 cm and was then laid
20 flat and tested. A testing apparatus is arranged to measure the output voltage (V_{out}) 406 and to determine the time delay associated with achieving the output response. In Figure 8, it can be seen that the time delay 501 decreases with respect to the supply voltage (V_{DD}) 404 so
25 that the circuit behaves normally even after being rolled up.

Figure 9 illustrates, in general, implementation considerations for flexible circuits in various forms. Figure 9 illustrates a device comprising a housing 901 such
30 as a laptop handheld computer. The system includes packaged internal components that are highly compatible to support a wide range of external and I/O devices.

Typically, the device 900 is controlled by a central processing unit 919 formed within a flexible circuit board
35 904 fabricated in accordance with the methods of the

-16-

present invention. The board 904 generally comprises a microprocessor 919 and memory 918. The device 900 can accommodate a plurality of supplemental circuit boards 923 to perform multiple processing as needed. The board 904, as well as the supplemental boards 923, accommodates both direct interface 924 and flexible interface, such as by a cable 905. Unlike cables in the prior art, the cable 905 includes a flexible circuit 906 made in accordance with the methods of the present invention containing active elements to assist in data flow control or other interface operations. The device 900 generally further includes a sub-chassis 908, which comprises a battery 920 and an additional circuit board 921 to perform power control functions and to provide interface to further features of the device.

The device 900 further includes a flexible member 922 which supports a secondary housing 911. It can be seen that the secondary housing 911 can fold over to lay on top of the main housing 901 or stand perpendicular. The secondary housing 911 includes a flat panel display unit 913 and the associated driver circuit 912 having active elements which is laminated directly onto the back surface of the display 913. The display 913 communicates through another cable 909, and as before, the cable 909 can support multiple flexible circuits 910 fabricated directly within the cable 909. Displays as shown in Figure 9 can be either backlit active or passive liquid crystal displays or emissive displays as described in U.S. Patent Nos. 5,377,031 and 5,206,749 which are incorporated herein by reference. These devices can include pagers, telephones, card readers or other personal communication or display devices.

The device can be controlled by an internal or external I/O device such as a keyboard or keypad 917. Device 900 further supports a wide range of external

-17-

devices, such as flexible cards 902 connected by wiring 903 to boards 904, 923, each containing active element circuitry. Implementation of flexible circuits in various forms as made in accordance with the present methods
5 affords extremely high density packaging and portability for devices such as shown in Figure 9.

In a further embodiment, Figures 10A-10B illustrate a smart card 1000 having active communication elements. These cards, having credit card dimensions (i.e. about 3
10 $3/8$ inches by $2\ 1/8$ inches, or about $85.6 \times 53.98 \times 0.76$ mm) and material, and can include an ultra-thin display panel 1001. Generally these cards will have a surface area on each side in the range between 4500 and 5000mm², and a thickness in the range between 0.5 and 1mm. In Figures
15 10A-10B, beneath the display panel 1001, it can be seen that the card 1000 is controlled by a microprocessor 1005 and memory 1006, and powered by a battery 1007. The display 1001 is driven by a flat circuit driver board 1004 having active display elements. These cards may be carried
20 in pockets or wallets and operate, without degradation in performance, after being bent or dropped. Similarly, wrist watches, pagers and telephones can be equipped with flexible circuits and a display window to provide tele-video communication capabilities. The card can also have a
25 magnetic strip or a magnetic coil. The circuit can be mounted on one side of the coil as an interface.

The flexible circuits described herein can be used in the fabrication of these "smart cards" that comply with the standards and guidelines set forth in the International
30 Organization for Standardization (ISO), the International Electrotechnical Commission (IEC) and the American National Standards Institute (ANSI) publications available from ANSI at 11 West 42nd Street, New York, NY 10036, or from ISO in Geneva, Switzerland.

-18-

These standards, including ISO/IEC 7816-1 through 7816-7 and ISO/IEC 10536, and the amendments thereof, relating to integrated circuit cards with contacts, as well as, contactless cards, are incorporated herein by reference in their entirety. The physical characteristics for such cards are set forth in ISO 7816/1 and include bending and torsion properties. When the two short sides are fixed, the middle of the long side (85.6 mm) must be deflected by 2 cm at least 250 times at a rate of 30 bendings per minute. When the two long sides are fixed, the middle of the short side (53.98mm) must be deflected by 1 cm at the same rate and number of times. The card must still function electrically after 1000 bendings, i.e. 250 bendings in each of the four positions to meet the standard. The torsion requirements include rotation of the two short side ends to each other around a common central axis by $\pm 15^\circ$ relative to the axis without loss of function. The flexible circuits described herein readily meet or exceed these standards.

Flexible circuits and interconnects are important to computer applications, particularly in notebook and sub-notebook packaging, where spatial and weight constraints require nominal use of available space. The flexible circuits of the present invention provide significantly thinner and lighter portable components for personal computers. For example, integral circuitry, including the microprocessor, can be fabricated directly onto a notebook or subnotebook display panel, allowing the keyboard chassis exclusively for housing peripherals, such as storage and other I/O devices. In another aspect, a standard PCMCIA card that is receivable through a keyboard slot can include multiple memory and modem devices fabricated on a flexible substrate. As discussed, a host of other components, both analog and discrete, including memory and processors, can

-19-

be fabricated on flexible substrates to further reduce size and overall weight of a personal computer.

The device can be used as a card reader or other smart card interface device wherein the display is used to display information on the card or will display information to be stored on the card.

Other applications include charge coupled devices, and imaging devices. An optical emitter detector array, for example, can be formed within a card comprising an optical input to receive an optical signal to an electronic circuit and can use the card's dielectric material to function as a waveguide to transmit the signal from one side of the card to the other.

Illustrated in Figure 11 is a flexible circuit made in accordance with the invention and having a thickness 1110 that is folded along an arc having a radius of curvature ρ . In bending such a flat structure, the material on the curved upper surface 1100 is under tension and must stretch to accommodate the curve. The material on the lower curved surface 1102 is being compressed. The thicker the material for a given radius of curvature, the greater the stresses at these two surfaces. The layer containing the active components 1104 is positioned within the structure to minimize the forces of tension and compression when the structure is folded. Layers containing interconnects 1106, 1108 can have greater flexibility and thus can be positioned to accommodate greater levels of tension and compression without failure.

Shown in Figure 12 is a stacked flexible circuit structure 1200 having a first active circuit layer 1202 and a second active circuit layer 1204. These layers have been fabricated n insulating layers 1206 and 1208, respectively. The active layers can be interconnected using interlayer interconnects 1212 and routing interconnects 1214 which can be formed in one or more optional routing layers 1210.

-19-

be fabricated on flexible substrates to further reduce size and overall weight of a personal computer.

The device can be used as a card reader or other smart card interface device wherein the display is used to
5 display information on the card or will display information to be stored on the card.

Other applications include charge coupled devices, and imaging devices. An optical emitter detector array, for example, can be formed within a card comprising an optical
10 input to receive an optical signal to an electronic circuit and can use the card's dielectric material to function as a waveguide to transmit the signal from one side of the card to the other.

Illustrated in Figure 11 is a flexible circuit made in
15 accordance with the invention and having a thickness 1110 that is folded along an arc having a radius of curvature ρ . In bending such a flat structure, the material on the curved upper surface 1100 is under tension and must stretch to accommodate the curve. The material on the lower curved
20 surface 1102 is being compressed. The thicker the material for a given radius of curvature, the greater the stresses at these two surfaces. The layer containing the active components 1104 is positioned within the structure to minimize the forces of tension and compression when the
25 structure is folded. Layers containing interconnects 1106, 1108 can have greater flexibility and thus can be positioned to accommodate greater levels of tension and compression without failure.

Shown in Figure 12 is a stacked flexible circuit
30 structure 1200 having a first active circuit layer 1202 and a second active circuit layer 1204. These layers have been fabricated n insulating layers 1206 and 1208, respectively. The active layers can be interconnected using interlayer interconnects 1212 and routing interconnects 1214 which can
35 be formed in one or more optional routing layers 1210.

-20-

Methods for fabricating these multilayer circuits and devices made therefrom have been described in greater detail in U.S. Serial No. 08/531,177 filed September 19, 1995, U.S. Serial No. 08/315,027 filed on September 29, 1994 and U.S. Patent No. 5,376,561, all of which are incorporated herein by reference. In a preferred embodiment, the active circuit layers 1202 and 1204 can be attached on opposite sides of a single layer of adhesive such as elements 1104 on opposite sides of adhesive layer 1105 in Figure 11. In this embodiment the insulating oxide on which the circuits are mounted face the outside or the circuit structure. It is then possible to remove both of the supporting substrates of each circuit simultaneously or in sequence. This also permits processing through or on the oxide layer on both sides either simultaneously or in sequence. This stacked circuit structure can then be sealed to provide a multilayer active circuit in flexible form.

These stacked structures can be made very thin and can undergo substantial bending when placed in a relatively thick laminated structure. The circuit of Figure 12 can be sealed within plastic layers (not shown) which can be made relatively thick relative to the circuit. Magnetic strips and optical input and output components can be incorporated into the devices to provide for programming of internal processors and data input and output.

An active matrix circuit 1300 is illustrated in Figure 13 which has been fabricated with more than 20,000 transistor in the integrated column driver 1304 and row driver 1306 circuits. This structure can be bent around the axis 1308, for example, into a geometry having a radius of curvature of 1 inch without degradation of circuit performance when manufactured as described herein.

A transmissive light valve such as a liquid crystal display can be manufactured using the active matrix of

-21-

Figure 13 that is flexible. Such a display 1400 is illustrated in the cross-sectional view of Figure 14. In this preferred embodiment, the active matrix circuit 1402 is attached with adhesive layer 1404 to a flexible, 5 optically transmissive plastic film 1406. On the opposite side of the circuit 1402, a flexible solid liquid crystal material 1408, such as a polymer dispersed liquid crystal, is positioned between the circuit and the counter electrode 1410 such as a thin film of indium tin oxide formed on a 10 plastic substrate 1412.

Another preferred embodiment of the invention is illustrated in connection with Figures 15A-15E. Figures 15A and 15B illustrate a process sequence on a first silicon substrate 1502 to form a transistor circuit 1500 15 fabricated with a bulk semiconductor wafer or with a silicon-on-insulator structure as illustrated. A circuit can be formed in single crystal silicon material including transistors 1504 which are isolated by oxide layer 1508 and LTO layer 1510. The source or drain region of each 20 transistor 1504 has a metalized contact pad 1506. The contact pads 1506 are located and have a planar geometry suitable for the formation of metal bumps or posts 1512 as shown in Figure 15B. The post structure 1512 is formed by depositing and patterning a photoresist to expose pads 25 1506. The openings are filled with a metal and the photoresist is lifted off with a solvent.

A second circuit 1520 is formed over a second wafer 1522, as shown in Figure 15C. The transistors 1528 are formed in a single crystal silicon film 1526 on an 30 insulating oxide layer 1524 to provide an SOI structure. Thus structure has extended metallized contact pads 1530. After transfer of the circuit 1520 to a flexible substrate 1532 and removal of substrate 1522 by etching 1534 as shown in Figure 15D, the insulator regions and LTO regions 35 underlying the contact areas 1530 can be removed.

-22-

After removal of these areas, the structures in Figures 15B and 15D can be aligned and bonded using an adhesive layer 1540 to form a multilayer circuit structure as shown in Figure 15E. The substrate 1502 can be removed
5 and the device sealed to form a flexible multilevel circuit device.

In another preferred embodiment the upper circuit can include a solid state sensor array 1520 for a camera. The sensor or detector array includes an array of pixel
10 electrodes having high image resolution such as 640 X 480 up to 1024 X 1024 or higher. Further details regarding the structure and fabrication of CMOS image sensors can be found in Fossum, "CMOS Image Sensors: Electronic Camera On A Chip", IEDM pps. 17-20 (1995), the entire contents of
15 which is incorporated herein by reference. These CMOS active pixel sensor devices can operate in the 3-5V range, have low power operating requirements, and provide full video output. A microlens array can be used over the pixel array to improve optical fill factor. In the present
20 invention, due to the use of stacked underlying circuits to control the sensor, the optical aperture of the detector can be increased due to the reduction in surface area circuitry requirements in the plane of the sensor pixel electrodes.

25 Another preferred embodiment of a transferred integrated circuit 1600 is shown in Figure 15F. In this embodiment, a first circuit 1614 has been formed on or over a substrate 1602. A second circuit formed on another substrate, as described previously, is single or double
30 transferred onto substrate 1602. The second circuit includes circuit elements 1620 isolated by insulating regions (LTO) 1608 and positioned on an insulating layer 1606 which is bonded to the substrate 1602 with an adhesive layer 1604. A passivating layer 1610 defines openings to
35 expose contact pads 1616, 1618. A metalization layer 1612

-23-

is deposited that connects the first circuit 1614 to a second circuit element 1620 where the layer extends over the sidewall region 1622. In order for the metallization to extend up the sidewall 1622 without any breaks, the
5 sidewall has a height that is preferably less than about 5 microns. Where the adhesive has a thickness of about 1 micron, the circuit element 1620 preferably has a thickness of between 2-3 microns to provide a total sidewall height in the range of 3-4 microns.

10 In Figures 15G-15H another preferred process for fabricating a transferred integrated circuit structure is illustrated. The structure 1650 has a circuit layer 1658 with isolating regions 1656 extending over an insulating oxide layer 1654 and a silicon substrate 1652. An aluminum
15 layer 1660 is formed over the passivation layer 1665 and an adhesive 1662 is used to bond a transfer substrate 1666 and an intervening copper layer 1664 to the aluminum layer 1660 surface.

As shown in Figure 15H, after removal of substrate
20 1652, the oxide layer 1654 is opened to allow contact between the interconnect 1682 and exposed surface 1674 of pads 1680 and bonding to a second circuit on substrate 1672 or other multichip module. The substrate 1666 is then removed mechanically along the copper release layer 1664,
25 or the substrate 1666 is etched using the copper 1660 as a stop. The copper layer 1664 and adhesive 1662 are then removed to provide the structure 1670 of Figure 15H.

EQUIVALENTS

Those skilled in the art will know, or be able to
30 ascertain using no more than routine experimentation, many equivalents to the specific embodiments of the invention described herein. These and all other equivalents are intended to be encompassed by the following claims.

-24-

CLAIMS

We Claim:

1. An integrated circuit card device comprising:
a flexible substrate;
5 a flexible thin film integrated circuit; and
an adhesive layer that bonds the thin film
integrated circuit to the flexible substrate.
2. The device of Claim 1 wherein the thin film integrated
circuit has a thickness such that the thin film
10 conforms to the shape of the substrate during bending
movement of the substrate.
3. The device of Claim 1 wherein the integrated circuit
comprises a memory and a processor.
4. The device of Claim 1 wherein the flexible substrate
15 comprises a polymeric material having a rectangular
shape and a thickness between 0.5 mm and 1 mm.
5. The device of Claim 1 further comprising an
encapsulating layer exposing a plurality of contacts.
6. The device of Claim 1 further comprising a wireless
20 interface mounted on the substrate.
7. A method of fabricating a flexible circuit device
comprising:
providing a semiconductor substrate;
fabricating an integrated circuit with the
25 semiconductor substrate; and
transferring the integrated circuit from the
substrate to a flexible material, the integrated
circuit having a plurality of spaced interconnected

-24-

CLAIMS

We Claim:

1. An integrated circuit card device comprising:
a flexible substrate;
5 a flexible thin film integrated circuit; and
an adhesive layer that bonds the thin film
integrated circuit to the flexible substrate.
2. The device of Claim 1 wherein the thin film integrated
10 circuit has a thickness such that the thin film
conforms to the shape of the substrate during bending
movement of the substrate.
3. The device of Claim 1 wherein the integrated circuit
comprises a memory and a processor.
4. The device of Claim 1 wherein the flexible substrate
15 comprises a polymeric material having a rectangular
shape and a thickness between 0.5 mm and 1 mm.
5. The device of Claim 1 further comprising an
encapsulating layer exposing a plurality of contacts.
6. The device of Claim 1 further comprising a wireless
20 interface mounted on the substrate.
7. A method of fabricating a flexible circuit device
comprising:
providing a semiconductor substrate;
fabricating an integrated circuit with the
25 semiconductor substrate; and
transferring the integrated circuit from the
substrate to a flexible material, the integrated
circuit having a plurality of spaced interconnected

-25-

semiconductor regions that form a flexible integrated circuit.

8. The method of Claim 7 further comprising sealing the flexible integrated circuit with a sealant.
- 5 9. The method of Claim 7 further comprising forming an active matrix liquid crystal display with the flexible integrated circuit.
- 10 10. The method of Claim 7 wherein the transferring step further comprises adhering the integrated circuit to a second substrate with an adhesive layer, removing a portion of the semiconductor substrate and releasing the second substrate from the integrated circuit.
- 15 11. The method of Claim 7 wherein the semiconductor substrate comprises a silicon-on-insulator structure over a silicon substrate.
12. The method of Claim 7 wherein the flexible material comprises a polymeric material.
- 20 13. The method of Claim 7 wherein the step of transferring the integrated circuit further comprises device processing on an exposed second side of the integrated circuit.
- 25 14. A method of fabricating a thin flexible circuit device comprising:
 - providing a substrate having a semiconductor material over the substrate;
 - fabricating an integrated circuit with the semiconductor material;

-26-

providing a second substrate having an adhesive layer that is separated from the substrate with a separation layer;

5 transferring the integrated circuit from the substrate to the second substrate such that the integrated circuit adheres to the adhesive layer;

removing portions of the semiconductor material to expose the integrated circuit therein; and

10 removing the second substrate at the separation layer to provide a flexible integrated circuit.

15. The method of Claim 14 further comprising forming a separation layer including copper.

16. The method of Claim 15 the forming step includes forming a copper layer that is less than 700 angstroms in thickness.

17. The method of Claim 14 further comprising forming the adhesive layer that is less than 15 microns in thickness.

18. The method of Claim 14 further comprising forming the flexible integrated circuit with less than 4 microns in thickness.

19. A flexible circuit comprising:
a semiconductor material;
an integrated circuit fabricated with the semiconductor material;
25 an encapsulating layer to seal the integrated circuit; and
a flexible support layer adhered to the integrated circuit.

-27-

20. The circuit of Claim 19 wherein the support layer is copper.
21. the circuit of Claim 19 wherein the support layer is Teflon.
- 5 22. The circuit of Claim 19 wherein the support layer is plastic.
23. The circuit of Claim 19 wherein the circuit comprises a smart card with a memory.
24. The circuit of Claim 19 wherein the circuit comprises
10 a data processor.
25. The circuit of Claim 19 further comprising an antenna interface between the circuit and an external source or card reader.

FIG. 1A




FIG. 1B




FIG. 1C




FIG. 1D




FIG. 2




FIG. 3A




FIG. 3B




FIG. 3C




FIG. 4




FIG. 5A




FIG. 5B




FIG. 5C




FIG. 5D




FIG. 5E



4/9

FIG. 6A




FIG. 6B




FIG. 6C




FIG. 6D





FIG. 6E






FIG. 7




FIG. 8




FIG. 9




FIG. 10A




FIG. 10B




FIG. 11




FIG. 12




FIG. 13




FIG. 14




FIG. 15A




FIG. 15B




FIG. 15C




FIG. 15D




FIG. 15E




FIG. 15F




FIG. 15G




FIG. 15H

INTERNATIONAL SEARCH REPORT

Inter. Application No

PCT/US 97/12044

A. CLASSIFICATION OF SUBJECT MATTER
IPC 6 H01L23/538 H01L21/98

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)
IPC 6 H01L

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	EP 0 637 841 A (HITACHI LTD) 8 February 1995 see column 7, line 35 - column 10, line 44; figures 6-14	1,2,4-8, 10,11, 19,22,25
Y	see column 11, line 8 - column 12, line 19; figures 17-20 see column 12, line 44 - column 13, line 12; figure 23	9,13,14
Y	--- US 5 258 325 A (SPITZER MARK B ET AL) 2 November 1993 cited in the application see abstract; figures 4A-4L,5A,5B	9
Y	--- FR 2 599 893 A (RICOH KK) 11 December 1987 see page 22, line 11 - page 25, line 27; figures 25-28 --- -/--	13,14

☒ Further documents are listed in the continuation of box C.

☒ Patent family members are listed in annex.

* Special categories of cited documents :

- *A* document defining the general state of the art which is not considered to be of particular relevance
- *E* earlier document but published on or after the international filing date
- *L* document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
- *O* document referring to an oral disclosure, use, exhibition or other means
- *P* document published prior to the international filing date but later than the priority date claimed

- *T* later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
- *X* document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
- *Y* document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.
- *&* document member of the same patent family

Date of the actual completion of the international search

18 September 1997

Date of mailing of the international search report

03 -10- 1997

Name and mailing address of the ISA
European Patent Office, P.B. 5818 Patentlaan 2
NL - 2280 HV Rijswijk
Tel. (+ 31-70) 340-2040, Tx. 31 651 epo nl,
Fax (+ 31-70) 340-3016

Authorized officer

Le Minh, I

INTERNATIONAL SEARCH REPORT

Intern. Application No
PCT/US 97/12044

C.(Continuation) DOCUMENTS CONSIDERED TO BE RELEVANT		
Category	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	US 5 155 068 A (TADA NOBURU) 13 October 1992	1-8,12,
A	see column 2, line 20 - column 4, line 11; figures 1-4	19,22,23 10,14,17
X	--- PATENT ABSTRACTS OF JAPAN vol. 096, no. 008, 30 August 1996 & JP 08 111360 A (HITACHI MAXELL LTD), 30 April 1996, see abstract	1,2,5,19
A	--- PATENT ABSTRACTS OF JAPAN vol. 095, no. 011, 26 December 1995 & JP 07 202147 A (CANON INC), 4 August 1995, see abstract	7,14,18
A	--- EP 0 703 619 A (FRAUNHOFER GES FORSCHUNG) 27 March 1996 see column 5, line 37 - column 6, line 52; figures 1-4	1,7,14, 19
A	--- US 5 373 627 A (GREBE KURT R) 20 December 1994 see column 5, line 41 - column 6, line 44; figures 2A-2F	1,7,14, 19

INTERNATIONAL SEARCH REPORT

Information on patent family members

Intern. Application No

PCT/US 97/12044

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
EP 0637841 A	08-02-95	JP 7099267 A	11-04-95
US 5258325 A	02-11-93	US 5206749 A	27-04-93
		US 5300788 A	05-04-94
		CA 2129123 A	19-08-93
		EP 0626099 A	30-11-94
		JP 7504782 T	25-05-95
		WO 9316491 A	19-08-93
		US 5377031 A	27-12-94
		US 5539550 A	23-07-96
		US 5583335 A	10-12-96
		US 5499124 A	12-03-96
		US 5376561 A	27-12-94
		US 5256562 A	26-10-93
		US 5331149 A	19-07-94
		EP 0565588 A	20-10-93
		JP 6504139 T	12-05-94
		US 5396304 A	07-03-95
		WO 9212453 A	23-07-92
		US 5376979 A	27-12-94
		US 5438241 A	01-08-95
		US 5362671 A	08-11-94
		US 5475514 A	12-12-95
		US 5666175 A	09-09-97
		US 5581385 A	03-12-96
		US 5661371 A	26-08-97
		US 5258320 A	02-11-93
		US 5317236 A	31-05-94
		US 5317436 A	31-05-94
		US 5444557 A	22-08-95
		WO 9213363 A	06-08-92
		US 5453405 A	26-09-95
FR 2599893 A	11-12-87	JP 63260041 A	27-10-88
		JP 63081095 A	11-04-88
		JP 63099995 A	02-05-88
		US 5048179 A	17-09-91
US 5155068 A	13-10-92	JP 3087299 A	12-04-91

INTERNATIONAL SEARCH REPORT

information on patent family members

Inter nal Application No

PCT/US 97/12044

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
EP 0703619 A	27-03-96	DE 4433833 A JP 8204123 A	28-03-96 09-08-96
US 5373627 A	20-12-94	NONE	